

### Breaking Down Barriers: An Intro to GPU Synchronization

Matt Pettineo Lead Engine Programmer Ready At Dawn Studios

# Who am I?

- Ready At Dawn for 9 years
  - Lead Engine Programmer for 5
- I like GPUs and APIs!
- Lots of blogging, Twitter, and GitHub
  - You may know me as MJP!



# What is this talk about?

- GPU Synchronization!
- What is it?
- Why do you need it?
- How does it work?
- How does it affect performance?



# Barriers in D3D12/Vulkan

- New concept!
- Annoying
  - D3D11 didn't need them!
- Difficult
  - People keep talking about them
- Affects performance
  - But why? And how?



### MARCH 18–22, 2019 | #GDC19

# **CPU Thread Barriers**

- Thread sync point
- "Wait until all threads get here"
  - Spin wait
  - OS primitives
- Barrier is a toll plaza





# **CPU Memory Barriers**

- Ensure correct order of reads/writes
  - Ex: write finishes before barrier, read happens after
- Affects CPU memory ops
  - and compiler ordering!
- Barrier is a doggie gate





### tes d happens after

# What's The Common Thread?

- Dependencies!
- Task A produces something
- Task B consumes something
- Task B depends on Task A
- Results need to be visible to dependent tasks!



MARCH 18–22, 2019 | #GDC19

# Single-Threaded Dependencies

- int a = GetOffset(); int b = myArray[a];
- The compiler + CPU have your back!
  - Automatic dependency analysis
  - No need for manual barriers
  - Expected ordering on a single core
- Easy mode



# ncies ray[a]; nck!

# Multi-Threaded Dependencies

- Dependencies no longer visible!
  - Arbitrary numbers of threads
  - Free-for all memory access
- CPU mechanisms break down
  - Per-core store buffers and caches
- Everyone has failed you
  - You're on your own





### DANGEROUS TO THREAD







### std::atomic

# Task Dependencies









# Task Dependencies









# **GPU Parallelism**

- GPU is <u>not</u> a serial machine!
  - Looks are deceiving
  - HW and drivers help you out





Depth Rendering
Reduction
hadow Map Rendering
RenderTargetView(0.0000, 0.0000, 0.0000, 0.0000)
RenderTargetView(173.2051, 30000.0000, 0.0000, 0.0000)
Rendering
wIndexed(2388)
wIndexed(43452)
wIndexed(9126)
wIndexed(12258)
wIndexed(27552)
wIndexed(10416)
wIndexed(53064)
wIndexed(59484)
wIndexed(96)
wIndexed(49488)
wIndexed(94308)
wIndexed(54)
wIndexed(69624)
wIndexed(30504)
wIndexed(8448)
wIndexed(63)
wIndexed(21264)
wIndexed(2640)
wIndexed(17628)
wIndexed(14592)
wIndexed(28416)
wIndexed(28416)

### Color pass 0

2323 DrawIndexedInstanced(1020, 1, 34920, 0, 0) 2324 DrawIndexedInstanced(576, 1, 121657, 0, 0) 2325 DrawIndexedInstanced(14592, 1, 130024, 0... 2326 DrawIndexedInstanced(576, 1, 119897, 0, 0) 2327 DrawIndexedInstanced(14592, 1, 132669, 0... 2328 DrawIndexedInstanced(1368, 1, 121322, 0, 0) 2329 DrawIndexedInstanced(1368, 1, 119562, 0, 0) 2330 DrawIndexedInstanced(3732, 1, 158398, 0, 0) 2331 DrawIndexedInstanced(3732, 1, 156087, 0, 0) 2332 DrawIndexedInstanced(6, 1, 157092, 0, 0) 2333 DrawIndexedInstanced(6, 1, 157100, 0, 0) 2334 DrawIndexedInstanced(546, 1, 8511, 0, 0) 2335 DrawIndexedInstanced(6, 1, 153980, 0, 0) 2336 DrawIndexedInstanced(6, 1, 153988, 0, 0) 2337 DrawIndexedInstanced(16512, 1, 89970, 0, 0) 2338 DrawIndexedInstanced(810, 1, 160008, 0, 0) 2339 DrawIndexedInstanced(1674, 1, 158010, 0, 0) 2340 DrawIndexedInstanced(4923, 1, 157108, 0, 0) 2341 DrawIndexedInstanced(14466, 1, 73351, 0, 0) 2342 DrawIndexedInstanced(16512, 1, 112783, 0... 2343 DrawIndexedInstanced(4923, 1, 153992, 0, 0) 2344 DrawIndexedInstanced(1674, 1, 154894, 0, 0) 2345 DrawIndexedInstanced(810, 1, 156892, 0, 0) 2346 DrawIndexedInstanced(6612, 1, 77017, 0, 0) 2347 DrawIndexedInstanced(546, 1, 9389, 0, 0) 2348 DrawIndexedInstanced(6, 1, 157104, 0, 0) 2349 DrawIndexedInstanced(6, 1, 157096, 0, 0) 2350 DrawIndexedInstanced(6, 1, 153976, 0, 0) 2351 DrawIndexedInstanced(6, 1, 153984, 0, 0)











# **GPUs are Thread Monsters!**





# **GPUs** are Thread Monsters!

- Lots of overlapping when possible
  - No dependencies
  - Re-ordering for render target writes (ROPs)
- Overlap improves performance!
  - More on this later



### MARCH 18–22, 2019 | #GDC19

# **GPU Thread Barriers**

- Dependencies between draw/dispatch/copy
- Wait for batch of threads to finish
  - Same as CPU task scheduler
- Often called "flush", "drain", "WaitForIdle"



MARCH 18–22, 2019 | #GDC19

# **GPU Cache Barriers**

- Lots of caches!
- Not always coherent!
  - Different from CPU's
- Flush and/or invalidate to ensure visibility
- Batch your barriers!

Uh oh





# **GPU** Compression Barriers

- HW-enabled lossless compression
  - Delta Color Compression (DCC)
  - Saves bandwidth
- (may) Decompress for read
- Decompress for UAV write





# D3D12 Barriers

- Higher level "resource state" abstraction
  - Texture is in an SRV read state
  - Buffer is in a UAV write state
  - Mostly describes resource visibility
- Implicit dependencies from state transition
- Layout/compression also implied



MARCH 18–22, 2019 | #GDC19

# Vulkan Barriers

- More explicit (verbose) than D3D12
- Specifies
  - Producing/consuming GPU stage
  - Read/write state
  - Texture layout



# D3D12/Vulkan Barriers

- Both abstract away GPU specifics
- Both let you over-sync/flush/decompress
- RGP will show you!
- PIX can warn you!

Scr	reen Shot File Details 🔥 Warnings (3)	
Categ	gories  Priorities  Filter (Ctrl+E)	
Run W	Jarnings Analysis or Run Debug Layer or Run GPU Validation to collect more warnings.	
	Warning	
	Back-to-back ExecuteCommandLists calls (1)	
1	Consecutive calls to ResourceBarrier (10)	
(i)	Small command lists executed (1)	



Caches Invalidated Flushed

Barrier type



# What about D3D11?

- Driver tracked dependencies!
  - Like a run-time compiler
  - Easy mode
- Lots of CPU work!
- Hard to do multithreaded Requires CPU-visible resource binding



### Incompatible with D3D12/Vulkan!

MARCH 18–22, 2019 | #GDC19

# Let's Make a GPU!









# MJP-3000 Limitations

- Compute only
- Only 16 shader cores
- No SIMD
- No thread cycling
- No caches



- Dispatch 32 threads
- Each thread writes 1 element to memory

































- Dispatch B is **dependent** on Dispatch A
  - We can't have any overlap!
- New command: FLUSH
  - Command processor waits for thread queue and shader cores to become empty



MARCH 18–22, 2019 | #GDC19
































- FLUSH prevented overlap ③
- ...but cores were 50% idle for 200 cycles
  - 75% overall utilization ☺
  - Took 400 cycles instead of 300 cycles



### (C/\//=D)=//=C0)==???(C(0)//==?)= MARCH 18–22, 2019 | #GDC19

### The Cost of a Barrier

- Barrier cost is relative to the drop in utilization!
- Gain from removing a barrier is relative to % of idle shader cores
- Larger dispatches => better utilization
- Longer running threads => high flush cost
  - Amdahl's Law



### o in utilization! elative to %

### ation flush cost

### D3D12/Vulkan Barriers are Flushes!

- Expect a thread flush for a transition/pipeline barrier between draws/dispatches
- Same for a D3D12\_RESOURCE\_UAV\_BARRIER
- Try to group non-dependent draws/dispatches between barriers
- May not be true for future GPUs!



# e Flushes! ion/pipeline AV\_BARRIER

## **Overlapping Dispatches Example** Dispatch B still dependent on Dispatch A

- Dispatch C dependent on neither
- Let's try to recover some perf from idle cores

















Threads from Dispatch C keep our cores busy!













## **Overlapping Dispatches Example** Same latency for Dispatch A + Dispatch B

- - But we got Dispatch C for free!
  - Overall throughput increased
- Saved 100 cycles vs. sequential execution
- 75%->87.5% utilization!



## Insights From Overlapping

- What if we think of the GPU as a CPU?
  - Each command is an instruction
- Overlapping == Instruction Level Parallelism
- Explicit parallelism, not implicit
  - Similar to VLIW (Very Long Instruction Word)



MARCH 18–22, 2019 | #GDC19

























### What Happened?

- 400 cycles with 50% idle cores
  - 71.4% utilization
- 1 CP -> 1 queue -> global flush/sync
  - B wanted to sync on A, but also synced on C
- Re-arranging could help a bit
  - But wouldn't fix the issue



MARCH 18–22, 2019 | #GDC19

### Why Not Two Command Processors?





## Upgrading To The MJP-4000







## Introducing The MJP-4000

- Two front-ends
  - Two command processors for syncing
  - Two thread queues
  - Two independent command streams
- Still 16 shader cores
  - Max throughput same as MJP-3000
  - First-come first-serve for thread queues





### MARCH 18–22, 2019 | #GDC19

- Dispatch A -> 68 threads, 100 cycles
- Dispatch B -> 8 threads, 400 cycles
  - B depends on A
- Dispatch C -> 80 threads, 100 cycles Dispatch D -> 80 threads, 100 cycles
  - D depends on C

### **Independent command streams**












































## **Dual Command Stream Example**







## **Dual Command Stream Example**





## Dual Command Stream Example





## Did Two Front-Ends Help?

- It sure did!
  - ~98% utilization!
  - No additional cores
- Lower total execution time for
  A + B + C + D
- Higher latency for A+B or C+D submitted individually





## **Even Better For Real GPUs!**

- Threads stalled on memory access
  - Real GPU's will cycle threads on cores
- Idle time from cache flushes
- Tasks with limited shader core usage
  - Depth-only rasterization
  - On-Chip Tessellation/GS
  - DMA





# Thinking in CPU Terms

- Multiple front-ends  $\approx$  SMT
  - Simultaneous Multithreading (Hyperthreading)
- Interleave two instruction streams that share execution resources
- Similar goal: reduce idle time from stalls





## Real-World Example: Bloom + DOF







## Real-World Example: Bloom + DOF







# Submitting Commands in D3D12

- App records + submits command list(s)
  - With fences for synchronization
- OS schedules commands to run on an engine
  - Engine = driver exposed HW queue
  - Direct, compute, copy, and video
- HW command processor executes commands





# Bloom + DOF in D3D12







# Bloom + DOF in D3D12







# D3D12 Multi-Queue Submission

- Submissions to multiple command queues will *possibly* execute concurrently
  - Depends on the OS scheduler
  - Depends on the GPU
  - Depends on the driver
  - Depends on the queue/command list type
  - Similar to threads on a CPU





## D3D12 Virtualizes Queues

- D3D12 command queues ≠ hardware queues
- Hardware may have many queues, or only 1!
- The OS/scheduler will figure it out for you
  - Flattening of parallel submissions
  - Dependencies visible to scheduler via fences
- Check GPUView/PIX/RGP/Nsight to see what's going on!





DEVELODERS (CONE MARCH 18-22, 2019 | #GDC19

# Vulkan Queues Are Different!

- They're not virtualized!
  - ...or at least not in the same way
- Query at runtime for "queue families"
  - Vk queue family  $\approx$  D3D12 engine
- Explicit bind to exposed queue
  - Still not guaranteed to be a HW queue





# Using Async Compute

- Fills in idle shader cores
  - Just like our MJP-4000 example!
- Identify independent command streams
  - ...and submit them on separate queues
- Works best when lots of cores are idle
  - Depth-only rendering
  - Lots of barriers





### treams les e idle





### **GPU Barriers Ensure Data Visibility**

- Probably involves GPU thread sync
- Maybe involves cache flushes
- Maybe involves data transformation
  - Decompression
- API barriers describe visibility + dependencies
  - Think about your dependencies! (or visualize them!)



DEVELODEDS CONE MARCH 18-22, 2019 | #GDC19

## GPUs Aren't That Different

- Command processor = task scheduler
- Shader cores = worker cores
- Multi-core CPU's have similar problems!
  - Parallel operations
  - Coherency issues



duler blems!

## Barriers = Idle Cores

- Keep the thread monster fed!
  - Waits/stalls decrease utilization
  - Careful barrier use => higher utilization
  - Watch out for long-running threads!
- Batch your barriers!
  - Flushing cache once >>> flushing multiple times



### MARCH 18–<u>22, 2019 |</u> #GDC19

# Using Multiple Queues

- Parallel submissions <u>may</u> increase utilization
  - Not guaranteed! check your tools!
- Won't magically increase the core count
- Look for independent command streams
  - Don't go crazy with D3D12 fences



## That's It!

- Thanks to...
  - Ste Tovey
  - Rys Sommefeldt
  - Nick Thibieroz
  - Andrei Tatarinov
  - Everyone at Ready At Dawn



## Contact Info

- <u>matt@readyatdawn.com</u>
- <u>mpettineo@gmail.com</u>
- @mynameismjp
- <u>https://mynameismjp.wordpress.com/</u>
- https://github.com/TheRealMJP/GDC2019 Public
  - Includes pptx and PDF with full speaker notes



